

# Ministry of Higher Education and Scientific Research Al-Mustaqbal University College <br> Department of Technical Computer Engineering 

Digital Electronics<br>$1{ }^{\text {sts }}$ Stage<br>Lecturer: Ali Rashid

2019-2020

## 1. Arithmetic circuits

A combinational circuit is one where the output at any time depends only on the present combination. More complex combinational circuits such as adders and subtractors, multiplexers and demultiplexers, magnitude comparators, etc., can be implemented using a combination of logic gates.

### 1.1.Adder circuits

The most basic arithmetic operation is addition. The circuit, which performs the addition of two binary numbers is known as Binary adder. First, let us implement an adder, which performs the addition of two bits.

### 1.1.1. Half adder

Half adder is a combinational circuit, which performs the addition of two binary numbers A and B are of single bit. It produces two outputs sum, S \& carry, C. The Truth table of Half adder is shown below.

| Input |  | Output |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{S}$ | $\mathbf{C}$ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |



The Boolean algebra of half adder is:
$\mathbf{S}=\mathbf{A} \overline{\mathbf{B}}+\overline{\mathbf{A}} \mathbf{B}=\mathbf{A} \oplus \mathbf{B}$
$\mathbf{C}=\mathbf{A B}$

(a)

(b)

Figure 1 (a) Logic circuit for Half adder. (b) Block Diagram For half adder.
The above circuit, a two input Ex-OR gate \& two input AND gate produces sum, S \& carry, C respectively. Therefore, Half-adder performs the addition of two bits.

### 1.1.2. Full adder

Full adder is a combinational circuit, which performs the addition of three bits $A, B$ and $C_{i n}$. Where, $A \& B$ are the two parallel significant bits and $C_{i n}$ is the carry bit, which is generated from previous stage. This Full adder also produces two outputs sum, S \& carry, $\mathrm{C}_{\text {out }}$, which are similar to Half adder.

The Truth table of Full adder is shown below.

| Input |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}_{\text {in }}$ | $\mathbf{C}_{\text {out }}$ | $\mathbf{S}$ |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |


|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | ${ }^{1}$ | 0 |
| 1 | 0 | 1 | 1 | 1 |


| A | AB |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ |  | 00 | 01 | 11 | 10 |
|  | 0 | 0 | (1) | 0 | (1) |
|  | 1 | (1) | 0 | (1) | 0 |

The Boolean algebra of Full adder is:

$$
\begin{aligned}
C_{\text {out }}= & A B+C_{i n} A \bar{B}+C_{i n} \bar{A} B \\
& =\mathbf{A B}+\mathbf{C}_{\text {in }}(\mathbf{A} \oplus \mathbf{B})
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{S}=\overline{\mathrm{AB}} \mathrm{C}_{\text {in }}+\mathrm{ABC} \mathrm{C}_{\text {in }}+\overline{\mathrm{A}} \mathrm{~B} \overline{\mathrm{C}_{\text {in }}}+\mathrm{A} \overline{\mathrm{BC} \mathrm{C}_{\text {in }}} \\
& =\mathrm{C}_{\mathrm{in}}(\overline{\mathrm{AB}}+\mathrm{AB})+\overline{\mathrm{C}_{\mathrm{in}}}(\overline{\mathrm{~A}} \mathrm{~B}+\mathrm{A} \overline{\mathrm{~B}}) \\
& =\mathrm{C}_{\mathrm{in}}(\overline{\mathrm{~A} \oplus \mathrm{~B}})+\overline{\mathrm{C}_{\text {in }}}(\mathrm{A} \oplus \mathrm{~B}) \\
& =\mathbf{C}_{\mathbf{i n}} \oplus \mathbf{A} \oplus \mathbf{B}
\end{aligned}
$$


(a)

(b)

Figure 2 (a) Logic circuit for Full adder. (b) Block Diagram for Full adder.

