



MOSFET

ENHANCEMENT-TYPE MOSFET:

1-p -type material is formed from a silicon base and is again referred to as the substrate

2-the construction of an enhancement-type MOSFET is quite similar to that of the depletion-type MOSFET, except for the absence of a channel between the drain and source terminals.

3-The drain current is now cut off until the gate-to-source voltage reaches a specific magnitude



Basic Operation and Characteristics:

1- If VGS is set at 0V and a voltage applied between the drain and the source of the device of Fig. 6.32, the absence of an n -channel (with its generous number of free carriers) will result in a current of effectively 0A





2-In Fig.6.33, both VDS and VGS have been set at some positive voltage greater than 0V, establishing the drain and the gate at a positive potential with respect to the source

3-The positiv potential at the gate will pressure the holes (since like charges repel) in the p -substrate along the edge of the SiO2 layer to leave the area and enter deeper regions of the p -substrate, as shown in the figure. The result is a depletion region near the SiO2 insulating layer void of holes. However, the electrons in the p -substrate (the minority carriers of the material) will be attracted to the positive gate and accumulate in the region near the surface of the SiO2 layer.

4- with VGS increases in magnitude, the concentration of electrons near the SiO2 surface increases until eventually the induced n -type region can support a measurable flow between drain and source



Channel formation in the n-channel enhancement-type MOSFET.





The level of VGs that results in the significant increase in drain current is called the **threshold voltage** and is given the symbol **VT** . As VGs is increased beyond the threshold level, the density of free carriers in the induced channel will increase, resulting in an increased level of drain current. However, if we hold VGs constant and increase the level of VDs , the drain current will eventually reach a saturation level as occurred for the JFET and depletion-type MOSFET. The leveling off of ID is due to a pinching-off process depicted by the narrower channel at the drain end of the induced channel as shown in Fig. 6.34 . Applying Kirchhoff's voltage law to the terminal voltages of the MOSFET of Fig. 6.34 , we find that

$$V_{DG} = V_{DS} - V_{GS}$$



Change in channel and depletion region with increasing level of V_{DS} for a fixed value of V_{GS} .

The drain characteristics of Fig. 6.35 reveal that for the device of Fig. 6.34 with $V_{GS} = 8 \text{ V}$, saturation occurs at a level of $V_{DS} = 6 \text{ V}$. In fact, the saturation level for V_{DS} is related to the level of applied V_{GS} by

$$V_{DS_{\text{sat}}} = V_{GS} - V_T \tag{6.14}$$

(6.13)







Drain characteristics of an n-channel enhancement-type MOSFET with $V_T = 2 V$ and $k = 0.278 \times 10^{-3} \text{ A/V}^2$.

For values of VGS less than the threshold level, the drain current of an enhancement type MOSFET is 0 mA.

For levels of $V_{GS} > V_T$, the drain current is related to the applied gate-to-source voltage by the following nonlinear relationship:

$$I_D = k(V_{GS} - V_T)^2$$
 (6.15)

 V_{GS} . The k term is a constant that is a function of the construction of the device. The value of k can be determined from the following equation [derived from Eq. (6.15)], where $I_{D(\text{on})}$ and $V_{GS(\text{on})}$ are the values for each at a particular point on the characteristics of the device.

$$k = \frac{I_{D(\text{on})}}{(V_{GS(\text{on})} - V_T)^2}$$
(6.16)

Substituting $I_{D(on)} = 10 \text{ mA}$ when $V_{GS(on)} = 8 \text{ V}$ from the characteristics of Fig. 6.35 yields

$$k = \frac{10 \text{ mA}}{(8 \text{ V} - 2 \text{ V})^2} = \frac{10 \text{ mA}}{(6 \text{ V})^2} = \frac{10 \text{ mA}}{36 \text{ V}^2}$$
$$= 0.278 \times 10^{-3} \text{ A/V}^2$$





SUMMARY:

1. A current-controlled device is one in which a current defines the operating conditions of the device, whereas a voltage-controlled device is one in which a particular voltage defines the operating conditions.

2. The JFET can actually be used as a voltage-controlled resistor because of a unique sensitivity of the drain-to-source impedance to the gate-to-source voltage.

3. The maximum current for any JFET is labeled I DSS and occurs when VGS 0 V.

4. The minimum current for a JFET occurs at pinch-off defined by VGS = VP.

5. The relationship between the drain current and the gate-to-source voltage of a JFET is a nonlinear one defined by Shockley's equation. As the current level approaches I DSS, the sensitivity of I D to changes in V GS increases significantly.



	TABL	E 6.3	
Field	Effect	Transistors	





FET BIASING

The general relationships that can be applied to the dc analysis of all FET amplifiers are

$$I_G \cong 0 \,\mathrm{A} \tag{7.1}$$

and

$$I_D = I_S \tag{7.2}$$

For JFETs and depletion-type MOSFETs and MESFETs, Shockley's equation is applied to relate the input and output quantities:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \tag{7.3}$$

For enhancement-type MOSFETs and MESFETs, the following equation is applicable:

$$I_D = k(V_{GS} - V_T)^2$$
(7.4)

FIXED-BIAS CONFIGURATION:

The coupling capacitors are "open circuits" for the dc analysis







The fact that the negative terminal of the battery is connected directly to the defined positive potential of VGS clearly reveals that the polarity of VGS is

directly opposite to that of VGG .



Applying Kirchhoff's voltage law in the clockwise direction of the indicated loop of Fig. 7.2 results in

The resulting level of drain current ID is now controlled by Shockley's equation:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \qquad -V_{GG} - V_{GS} = 0$$
$$V_{GS} = -V_{GG}$$

The intersection just described will be sufficient for plotting the curve





FIG. 7.4

Plotting Shockley's equation. Finding the solution for the fixed-bias configuration.





 V_{DD} The drain-to-source voltage of the output section can be determined by applying Kirchhoff's voltage law as follows: $+V_{DS}+I_DR_D-V_{DD}=0$ $V_{DS} = V_{DD} - I_D R_D$ and Recall that single-subscript voltages refer to the voltage at a point with respect to DSS ground. For the configuration of Fig. 7.2, $V_S = 0 V$ \$ S $V_{DS} = V_D - V_S$ $V_D = V_{DS} + V_S = V_{DS} + 0 V$ or $V_D = V_{DS}$ and $V_{GS} = V_G - V_S$ In addition, $V_G = V_{GS} + V_S = V_{GS} + 0 \mathrm{V}$ or

and

 $V_G = V_{GS}$



b. I_{D_Q} . c. V_{DS} .

d. V_D.

e. V_G. f. V_S.

Al-Mustaqbal University College of Engineering and Technologies Medical Instrumentation Technique Engineering Department Class: 2nd Subject: Electronic Circuits Lecturer: Dr. Rami Qays Malik Lecture: 10- MOSFET



EXAMPLE 7.1 Determine the following for the network of Fig. 7.6:



FIG. 7.6 Example 7.1.

Solution:

Mathematical Approach

a.
$$V_{GS_Q} = -V_{GG} = -2 V$$

b. $I_{D_Q} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 = 10 \text{ mA} \left(1 - \frac{-2 \text{ V}}{-8 \text{ V}}\right)^2$
 $= 10 \text{ mA}(1 - 0.25)^2 = 10 \text{ mA}(0.75)^2 = 10 \text{ mA}(0.5625)$
 $= 5.625 \text{ mA}$
c. $V_{DS} = V_{DD} - I_D R_D = 16 \text{ V} - (5.625 \text{ mA})(2 \text{ k}\Omega)$
 $= 16 \text{ V} - 11.25 \text{ V} = 4.75 \text{ V}$
d. $V_D = V_{DS} = 4.75 \text{ V}$
e. $V_G = V_{GS} = -2 \text{ V}$
f. $V_S = 0 \text{ V}$