

COLLEGE OF ENGINEERING AND TECHNOLOGIES ALMUSTAQBAL UNIVERSITY

Digital Signal Processing (DSP) CTE 306

Lecture 17

- Block Diagram Representation -


Dr. Zaidoon AL-Shammari

Lecturer / Researcher

zaidoon.waleed@mustaqbal-college.edu.iq







Graphical representation of an adder

Constant multiplier






$$X_1(n)$$
 $Y(n) = a X_1(n)$

Graphical representation of a constant multiplier

Signal multiplier








Graphical representation of a signal multiplier

Time multiplier








Graphical representation of a time multiplier








Graphical representation of a differentiator

A unit delay element








A symbol z⁻¹ denote the one unit delay

Graphical representation of the unit delay element

A unit advance element







Graphical representation of the unit advance element

Cascade interconnection








$$=$$
 h_2 h_1

Parallel interconnection








Example





Sketch the block diagram representation of the discrete time system described by the input-output relation.




Example





Sketch the block diagram representation of the discrete time system described by the input-output relation.




Example





Sketch the block diagram representation of the discrete time system described by the input-output relation.


$$y(n) = \frac{1}{4}y(n-1) + \frac{1}{2}[x(n) + x(n-1)]$$



Impulse responses







AL- MUSTAQBAL UNIVERSITY COMPUTER TECHNIQUES ENGINEERING





