



Logic Gate




Digital Electronics Laboratory

Lecturer: Dr Samir Badrawi

Eng. Noor Adnan Madloul


SB@20240329

Lab. Works : Experiment 4: Play with Logic Gates



A	B	A.B	$Y = \overline{A.B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

=



Truth table

A	B	$Y = \overline{A.B}$
0	0	1
0	1	1
1	0	1
1	1	0



Logic Gate




Digital Electronics Laboratory

Lecturer: Dr Samir Badrawi


Eng. Noor Adnan Madloul

SB@20240329

(a) : NOT gate from NAND gates



(b) : AND gate from NAND gates



(c) : OR gate from NAND gates

OR



Logic Gate



Digital Electronics Laboratory

Lecturer: Dr Samir Badrawi

Eng. Noor Adnan Madloul

SB@20240329

(d) : NOR gate from NAND gates

NOR

(e) : XOR gate from NAND gates

XOR



Logic Gate



Digital Electronics Laboratory

Lecturer: Dr Samir Badrawi

Eng. Noor Adnan Madloul

SB@20240329

