



Performance Characteristics of Digital to Analog Converter

Settling time

Settling Time: time required for the output to fall within $\pm \frac{1}{2} V_{LSB}$ when a change occurs in the input code.




Figure 3.33

DAC Performance Calculations

- To calculate LSB full-scale output:

$$\text{Full scale (LSB)} = \frac{1}{2^n} \times 100\%$$

- To find the step size if you given the full-scale output

$$\text{step size} = \frac{\text{Full - scale output}}{2^n - 1}$$

- If you not given the full-scale output, then:

$$\text{step size} = \text{resolution}$$

- To fine the analogue output (voltage or current output for a given digital input:

$$\text{Analogue output} = (\text{Digital input})_{10} \times \text{step size}$$



Al-Mustaqbal University College
 Department of Medical Instrumentation Techniques Engineering
 Class: Three
 Subject: Medical electronic system
 Lecturer: Dr. zahraa hashim kareem
 Second semester/ Lecture-3: DAC performance calculation

Example 10 Assume 4-bits Binary-Weighted-Input DAC in Figure below.
 a. With $V_{ref} = 5\text{ V}$, $R = 20\text{ k}\Omega$, $R_F = 10\text{ k}\Omega$, determine the step size and the full-scale voltage at V_{OUT} .
 b. Change the value of R_F so that the full-scale voltage at V_{OUT} is -2 V .

Solution

a.

$$\text{resolution} = \frac{1}{2^n} = \frac{1}{2^4} = 0.0625$$

$$\text{step size} = 0.0625 \times 5\text{ V} = 0.3125\text{ V}$$

$$\text{full-scale output} = -R_f \left[\frac{D_3}{R} + \frac{D_2}{2R} + \frac{D_1}{4R} + \frac{D_0}{8R} \right]$$


$$= -10\text{ k}\Omega \left[\frac{5\text{ V}}{20\text{ k}\Omega} + \frac{5\text{ V}}{40\text{ k}\Omega} + \frac{5\text{ V}}{80\text{ k}\Omega} + \frac{5\text{ V}}{160\text{ k}\Omega} \right]$$

$$= -4.6875\text{ V}$$

b.

$$\frac{-2\text{ V}}{-4.6875\text{ V}} = \frac{R_f}{10\text{ k}\Omega}$$

$$R_f = 4.27\text{ k}\Omega$$



Example 11 A 10-bit DAC has a clock frequency of 1 MHz , a full-scale output of 10.23 V . Find:
 a. The digital equivalent (in binary) required to produce 3.728 V .
 b. The conversion time.
 c. The resolution of this converter.

Solution

a.

$$\text{step size} = \frac{\text{full-scale output}}{2^n - 1}$$

$$\text{step size} = \frac{10.23\text{ V}}{2^{10} - 1} = 10\text{ mV}$$

$$\text{number of steps} = \frac{\text{output voltage}}{\text{step size}}$$

$$\text{number of steps} = \frac{3.7281\text{ V}}{10\text{ mV}} \cong 373\text{ steps}$$

The digital equivalent required to produce 3.728 V is $(373)_{10}$
 $(373)_{10} = (0101110101)_2$

b.
 373 steps required to complete the conversion.
 The frequency of conversion is 1 MHz means the clock time (every step time) will take $1\text{ }\mu\text{s}$.
 So, the conversion time = $373\text{ }\mu\text{s}$.


c.
 The resolution of this converter is:

$$\frac{1}{2^{10} - 1} \times 100\% = 0.1\%$$

Digital-to-Analog Conversion Error

Nonmonotonicity

- The step reversals indicate *nonmonotonic* performance, which is a form of nonlinearity.
- In this particular case, the error occurs because the 2^1 bit in the binary code is interpreted as a constant 0.
- That is, a short is causing the bit input line to be stuck **LOW**.



Differential Nonlinearity

- Figure 3.35 illustrates *differential nonlinearity* in which the step amplitude is less than it should be for certain input codes.
- This particular output could be caused by the 2^2 bit having an insufficient weight, perhaps because of a faulty input resistor.
- We could also see steps with amplitudes greater than normal if a particular binary weight were greater than it should be.




Figure 3.35



Offset Error

- Notice that when the binary input is 0000, the output voltage is nonzero and that this amount of offset is the same for all steps in the conversion.
- A faulty op-amp may be the culprit in this situation.




Figure 3.37

Low or High Gain

- In the case of low gain, all of the step amplitudes are less than ideal.
- In the case of high gain, all of the step amplitudes are greater than ideal.
- This situation may be caused by a faulty feedback resistor in the op-amp circuit.




Figure 3.36