## 

## 

When acceptor impurities are introduced into one side and donors into the other side of a single crystal of a semiconductor, a p-n junction is formed. In general, the acceptor ion is indicated by a minus sign because, after this atom "accepts" an electron, it becomes a negative ion. The donor ion is represented by a plus sign because, after this impurity atom "donates" an electron, it becomes a positive ion. Now, if a junction is formed between a sample of p-type and one of an n-type semiconductor, this combination possesses the properties of a rectifier (permits the flow of charge in one direction). Such a two-terminal device is called a p-n junction diode.

4 The two single crystal semiconductors (having four valence electrons) used most frequently in the construction of p-n junction diodes are silicon (Si) and germanium (Ge).
4 The p-type is created by introducing those impurity elements (acceptors) that have three valence electrons (trivalent), such as boron, gallium, and indium.
4 The n -type is created by introducing those impurity elements (donors) that have five valence electrons (pentavalent), such as antimony, arsenic, and phosphorus.
4 In a p-type material the hole is the majority carrier and the electron is the minority carrier.
4 In an n-type material the electron is called the majority carrier and the hole the minority carrier.
4 The electrons and holes in the region of the junction will combine, resulting in a lack of carriers in the region near the junction. This region of uncovered positive and negative ions is called the "depletion region" due to the depletion of carriers in this region.

## 

The essential electrical characteristic of a p-n junction is that it constitutes a rectifier which permits the easy flow of charge in one direction but restrains the flow in the opposite direction. We consider now how this diode rectifier action comes above.

## No Applied Bias ( $V_{D}=\mathbf{0}$ V):

In the absence of an applied bias voltage, the net flow of charge in any one direction for a semiconductor diode is zero (see Fig. 1-1).



Fig. 1-1

## Reverse Bias ( $V_{D}<0 \mathrm{~V}$ ):

The current that exists under reverse-bias conditions is called the reverse saturation current and is represented by $I_{s}$ (see Fig. 1-2).

Fig. 1-2


Forward Bias ( $V_{D}>0$ V):
A semiconductor diode is forward-biased when the association p-type and positive and n-type and negative has been established (see Fig. 1-3).

Fig. 1-3


## 桃: : *



Where $k=11600 / \eta$ with $\eta=1$ for Ge and $\eta=2$ for Si for relatively low levels of diode current and $\eta=1$ for Ge and Si for higher levels of diode current.

$$
T_{K}=T_{C}+273^{\circ}
$$

## 

## 1. DC or Static Resistance:

The application of a dc voltage to a circuit containing a p-n junction diode will result in an operating point on the characteristic carve that will not change with time. The resistance of the diode at the operating point can found simply by finding the corresponding levels of $V_{D}$ and $I_{D}$ as shown in Fig. 1-5 and applying the following equation:

$$
\begin{equation*}
R_{D}=\frac{V_{D}}{I_{D}} \tag{1.2}
\end{equation*}
$$



## 2. Ac or Dynamic Resistance:

If a sinusoidal rather than dc input is applied, the varying input will move the instantaneous operating point up and down a region of the characteristics and thus defines a specific change in current and voltage as shown in Fig. 1-6. With no applied varying signal, the point of operation would be the $Q$-point determined by the applied dc levels. A straight line drawn tangent to the curve through the $Q$-point will define a particular change in voltage and current that can be used to determine the ac or dynamic resistance for this region of the diode characteristics. In equation form,

$$
\begin{equation*}
r_{d}=\frac{\Delta V_{d}}{\Delta I_{d}} \tag{1.3}
\end{equation*}
$$



In differential calculus, the derivative of a function at a point is equal to the slope of the tangent line drawn at that point. Eq. [1.3], as defined by Fig. 1-6, is, therefore, essentially finding the derivative of the function at the $Q$-point of operation. If we find the derivative of the general Eq. [1.1] for the p-n junction diode with respect to the applied forward bias and then invert the result, we will have an equation for the dynamic or ac resistance in that region. That is;

$$
\begin{array}{ll}
\frac{d}{d V_{D}}\left(I_{D}\right)=\frac{d}{d V}\left[I_{S}\left(e^{k V_{D} / T_{K}}-1\right)\right] \\
\frac{d I_{D}}{d V_{D}}=\frac{k}{T_{K}}\left(I_{D}+I_{S}\right) & \left(\text { Generally }, I_{D} \gg I_{S}\right) \\
\frac{d I_{D}}{d V_{D}} \cong \frac{k}{T_{k}} I_{D} & \left(\eta=1 \& T_{K}=298^{\circ}=>\frac{K}{T_{K}}=\frac{11600}{298} \cong 38.93\right) \\
\frac{d I_{D}}{d V_{D}}=38.93 I_{D} & \\
r=v / i=\frac{d V_{D}}{d I_{D}} \cong \frac{0.026}{I_{D}} & \\
r_{d}=\frac{26 m V}{I_{D}} & {[1.4]}
\end{array}
$$

All the resistance levels determined thus far have been defined by the p-n junction and do not include the resistance of the semiconductor material itself (called body resistance) and the resistance introduce by the connection between the semiconductor material and the external metallic conductor (called contact resistance). These additional resistance levels can be included in Eq. [1.4] by adding resistance denoted by $r_{B}$ appearing in Eq. [1.5].

$$
\begin{equation*}
r_{d}^{\prime}=\frac{26 m V}{I_{D}}+r_{B} \tag{1.5}
\end{equation*}
$$

## 3. Average AC Resistance:

If the input signal is sufficiently large to produce a board swing such as indicated in Fig. 1-7, the resistance associated with the device for this region is called the average ac resistance. The average ac resistance is, by definition, the resistance determined by a straight line drawn between the two intersection establish by the maximum and minimum value of input voltage. In equation form,

$$
\begin{equation*}
r_{a v}=\left.\frac{\Delta V_{d}}{\Delta I_{d}}\right|_{p t . t o p t .} \tag{1.6}
\end{equation*}
$$



## 

1. Piecewise-Linear Model: (see Fig.1-8);

Forward-bias;


Reverse-bias;

2. Simplified Model: (see Fig. 1-9);

Forward-bias \& $R_{\text {network }} \gg r_{a v(F)}$;


Reverse-bias, $r_{a v(R)}=\infty \Omega \& I_{D}=0 \mathrm{~A}$;


Fig. 1-9
3. Ideal Model: (see Fig. 1-9);

Forward-bias, $E_{\text {network }} \gg V_{T}, R_{\text {network }} \gg r_{a v(F)} \& V_{D}=0 \mathrm{~V}$;


Reverse-bias, $r_{a v(R)}=\infty \Omega \& I_{D}=0 \mathrm{~A}$;
Fig. 1-10



## 

From Fig. 1-11:

$$
\begin{align*}
& E-V_{D}-V_{R}=0 \\
& E=V_{D}+I_{D} R \\
& I_{D}=-\frac{V_{D}}{R}+\frac{E}{R} \tag{1.7}
\end{align*}
$$

Eq. [1.7] is a linear equation;

$$
y=m x+c,
$$

where $m=-1 / R \& c=E / R$.

$$
\begin{aligned}
& I_{D}=0 \Rightarrow V_{D}=E \\
& V_{D}=0 \Rightarrow I_{D}=\frac{E}{R}
\end{aligned}
$$



Fig. 1-11

## -

Determine the currents $I_{D_{1}}, I_{D_{2}}$, and $I_{R_{1}}$ for the network of Fig. 1-12.


Fig. 1-12

## Solution:

$$
I_{R_{1}}=\frac{V_{D_{2}}}{R_{1}}=\frac{0.7}{3.3 k}=0.212 \mathrm{~mA} .
$$

Appling KVL yields:

$$
-V_{R_{2}}+E-V_{D_{1}}-V_{D_{2}}=0
$$

and

$$
V_{R_{2}}=E-V_{D_{1}}-V_{D_{2}}=20-0.7-0.7=18.6 \mathrm{~V},
$$

with $\quad I_{D_{1}}=\frac{V_{R_{2}}}{R_{2}}=\frac{18.6}{5.6 k}=3.32 \mathrm{~mA}$.
Finally, $I_{D_{2}}=I_{D_{1}}-I_{R_{1}}=3.32 m-0.212 m=3.108 m A$.

## 

Find the values of $I_{D}$ and $V_{o}$ in the circuits shown in Fig. 1-13.


Fig. 1-13

## 

## 

Diode switching circuits typically contain two or more diodes, each of which is connected to an independent voltage source. Understanding the operation of a diode switching circuit depends on determining which diodes, if any, are forward biased and which, if any, are reverse biased. The key to this determination is remembering that a diode is forward biased only if its anode is positive with respect to its cathode (see Fig. 2-1). One of the very import applications of diode switching circuits is logic gates.

Fig. 2-1


## 

Diodes can be used to form logic gates, which perform some of the logic operations required in digital computers.

## OR Gate:

It has output when there a signal in any input channels (see Fig. 2-2).


| Input voltages |  | State of diodes |  | Output voltage |
| :---: | :---: | :---: | :---: | :---: |
| $V_{A}$ | $V_{B}$ | $D_{1}$ | $D_{2}$ | $V_{o}$ |
| 0 | 0 | off | off | 0 |
| 0 | 1 | off | on | 1 |
| 1 | 0 | on | off | 1 |
| 1 | 1 | on | on | 1 |

Fig. 2-2

## AND Gate:

It has output only when all inputs are present (see Fig. 2-3).


| Input voltages |  | State of diodes |  | Output voltage |
| :---: | :---: | :---: | :---: | :---: |
| $V_{A}$ | $V_{B}$ | $D_{1}$ | $D_{2}$ | $V_{o}$ |
| 0 | 0 | on | on | 0 |
| 0 | 1 | on | off | 0 |
| 1 | 0 | off | on | 0 |
| 1 | 1 | off | off | 1 |

Fig. 2-3

## 

Determine which diodes are forward biased and which are reverse biased in the circuits shown in Fig. 2-4. Assuming a 0.7-V drop across each forward-biased diode, determine the output voltage $V_{o}$.


Fig. 2-4

## Solution:

In (a) the net forward-biasing voltage between supply and input for each diode is

$$
\begin{array}{ll}
D_{1} \& D_{3}: & +5-(+5)=0 \mathrm{~V}, \\
D_{2} \& D_{4}: & +5-(-5)=10 \mathrm{~V} .
\end{array}
$$

Therefore, $D_{2}$ and $D_{4}$ are forward biased and $D_{1}$ and $D_{3}$ are reverse biased.

$$
V_{o}=-5+0.7=-4.3 \mathrm{~V} .
$$

While in (b) the net forward-biasing voltage between supply and input for each diode is
$D_{1}: \quad+15-(+5)=+10 \mathrm{~V}$,
$D_{2}:+15-0=+15 \mathrm{~V}$,
$D_{3}: \quad+15-(-10)=+25 \mathrm{~V}$.
Therefore, $D_{3}$ is forward biased and $D_{1}$ and $D_{2}$ are reverse biased.

$$
V_{o}=-10+0.7=-9.3 \mathrm{~V} .
$$

Finally, in (c) the net forward-biasing voltage between supply and input for each diode is

$$
\begin{aligned}
& D_{1}: \quad-5-(-10)=+5 \mathrm{~V}, \\
& D_{2}: \quad+5-(-10)=+15 \mathrm{~V} .
\end{aligned}
$$

Therefore, $D_{2}$ is forward biased and $D_{1}$ is reverse biased.

$$
V_{o}=+5-0.7=+4.3 \mathrm{~V} .
$$

## 

Determine $V_{o}$ and $I$ for each circuit in Fig. 2-5. Assume that each of the diodes in these circuits has a forward voltage drop of 0.7 V .

(a)

(b)

(c)


1. $V_{A}=V_{B}=0 V$,
2. $V_{A}=V_{B}=5 V$, and
3. $V_{A}=0 V \& V_{B}=5 V$.
(d)

4. No pulses at either $A$ or $B$,
5. A 30 V positive pulse at $A$ or $B$, and
6. Positive pulses $(30 \mathrm{~V})$ at both $A$ and $B$.
(e)

Fig. 2-5

