

## المستقبل الجامعـة

قسم هندسة تقنيات الأجهـزة الطبيــــة


| رامي قيس مالكّ | (اسم التّاريسي |
| :---: | :---: |
| تقتيات رقمية | اسم المادة |
| Combinational Logic Circuits | عنوان المحاضرة |
| 9 | رقم المحاضرة |
| rami.qays@mustaqbal-college.edu.iq | الايميل الجامعي للتّريسي |

Class: $2^{\text {nd }}$
Subject: Digital Techniques
Lecturer: Rami Qays Malik
Lecture : $\mathbf{9}^{\text {th }}-$ Combinational Logic Circuits


## E-mail : rami.qays@mustaqbal-college.edu.iq

## COMBINATIONAL LOGIC CIRCUITS

## INTRODUCTION:

Complex digital systems like computers are made up of many simple combinatory, sequential and hybrid (combinatory and sequential) circuits connected together. A combinatory logic circuit is a logic circuit whose outputs depends only on the combination of its inputs logic states. One of the most important circuits of a computer, which is the Arithmetical and Logical Unit (ALU), is made up of simple circuits capable of performing operations such as addition, multiplication, subtraction and division.

## 1. PRINCIPLE OF ADDITION IN DIGITAL SYSTEMS:

Computers can add only two binary numbers at once. These numbers can have up to 64 bits, with respect to the width of the data bus of the mother board. Let us consider two binary numbers of 5 bits each to be added.

| 10111 | Number A |
| ---: | :--- |
| +00101 | Number B |
| 11100 | Sum (A + B) |
| 00111 | Carry out |

We start the operation by adding the two LSB of the numbers A and B: $1+$ $1=102($ Sum $=0 ;$ Carry out $=1)$. The carry out is added to the bits of the

Class: $2^{\text {nd }}$
Subject: Digital Techniques
Lecturer: Rami Qays Malik
Lecture : $\mathbf{9}^{\text {th }}-$ Combinational Logic Circuits


## E-mail : rami.qays@mustaqbal-college.edu.iq

rank situated immediately at the left. The same operation will be repeated for the other ranks, until the addition is completed. There is a special circuit which is able to perform this operation: It is the full adder. The following figure gives us the principle of the addition involving many full adders:


Figure 6.1: Principle of addition

Each element of the circuit above represents a full adder. Each full adder is intended to add one bit of the number A to the bit of the number B having the same weight. The two numbers to be added should have the same number of bits. So, if the two numbers to be added have five bits each, the addition will be performed using five full adders connected in parallel as shown above.

Class: $2^{\text {nd }}$
Subject: Digital Techniques
Lecturer: Rami Qays Malik
Lecture $: 9^{\text {th }}-$ Combinational Logic Circuits


## E-mail : rami.qays@mustaqbal-college.edu.iq

### 2.1THE FULL ADDER:

As presented above, the full adder is combinatory logic circuit intended to add two bits. The principle diagram of a full adder is given by the figure bellow:


The full adder has three inputs: A: bit from number A; B: Bit from number B; Cin: Carry out coming from the previous rank. And two outputs: S: the bit of sum; Cout: The carry out (to be added to the bits of the next rank).

## Class: $2^{\text {nd }}$

Subject: Digital Techniques
Lecturer: Rami Qays Malik
Lecture $: 9^{\text {th }}-$ Combinational Logic Circuits


## E-mail : rami.qays@mustaqbal-college.edu.iq

- Truth table:

| A | B | Ci | S | Co |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Equations of the outputs: We can either use Boolean algebra or k-map to determine the equations of the outputs.

- Using Boolean algebra:

$$
\begin{aligned}
& \begin{aligned}
& S=\bar{A} \cdot \bar{B} C_{i}+\bar{A} B \overline{C_{i}}+A \bar{B} \cdot \overline{C_{i}}+A B C_{i} \\
&=\bar{A}\left(\bar{B} C_{i}+B \overline{C_{i}}\right)+A\left(\bar{B} \cdot \overline{C_{i}}+B C_{i}\right) \\
&=\bar{A}\left(B \oplus C_{i n}\right)+A\left(\overline{B \oplus C_{i}}\right) \\
& \text { Let } \mathrm{X}=\left(\overline{B \oplus C_{i}}\right) \\
&=\bar{A} X+A \bar{X} \\
&=A \oplus X \\
&=A \oplus B \oplus C_{i} \\
& S=A \oplus B \oplus C_{i}
\end{aligned} \\
& C o=\bar{A} \cdot B C_{i}+A \bar{B} C_{i}+A B \overline{C_{i}}+A B C_{i}
\end{aligned}
$$

Class: $2^{\text {nd }}$
Subject: Digital Techniques
Lecturer: Rami Qays Malik
Lecture : $9^{\text {th }}-$ Combinational Logic Circuits


## E-mail : rami.qays@mustaqbal-college.edu.iq

The expression will not change if one of the elements of the sum of products is duplicated (After the Boolean additive identity according to which $\mathrm{A}+\mathrm{A}=\mathrm{A}$, A being a Boolean variable). So we will duplicate the product simplify the expression easily.

$$
\begin{aligned}
C o & =\bar{A} \cdot B C_{i}+A \bar{B} C_{i}+A B \bar{C}_{i}+A B C_{i}+A B C_{i}+A B C_{i} \\
& =B C_{i}(A+\bar{A})+A C_{i}(B+\bar{B})+A B\left(C_{i}+\bar{C}_{i}\right) \\
& =B C_{i}+A C_{i}+A B
\end{aligned}
$$

$$
C o=B C_{i}+A C_{i}+A B
$$

- Using k-map:


$$
S=\bar{A} \cdot \bar{B} C_{i}+\bar{A} B \bar{C}_{i}+A \bar{B} \cdot \bar{C}_{i}+A B C_{i}
$$

$$
S=A \oplus B \oplus C_{i}
$$



$$
C o=B C_{i}+A C_{i}+A B
$$

## Class: $\mathbf{2}^{\text {nd }}$

## Subject: Digital Techniques

Lecturer: Rami Qays Malik
Lecture : $9^{\text {th }}-$ Combinational Logic Circuits


## E-mail : rami.qays@mustaqbal-college.edu.iq



### 2.2 THE HALF ADDER:

The half adder has two inputs A and B which are the two bits to be added, and two outputs which are the sum output $S$ and the carry output Co. The principle diagram of the half adder is given by the following diagram.


Figure 6.3: Principle diagram of a half adder

- Truth table:

| A | B | S | Co |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

- Equations of the outputs

$$
\begin{aligned}
& S=\bar{A} \cdot B+A \cdot \bar{B} \\
& S=A \oplus B \\
& C_{o}=A \cdot B
\end{aligned}
$$

Class: $2^{\text {nd }}$
Subject: Digital Techniques
Lecturer: Rami Qays Malik
Lecture $: 9^{\text {th }}-$ Combinational Logic Circuits


## E-mail : rami.qays@mustaqbal-college.edu.iq

EXAMPLE 1: For each of the following figure determine the output for the input showing:

(a)

(b)

(c)

## Solution

(a) The input bits are $A=1, B=0$, and $C_{\mathrm{in}}=0$.

$$
1+0+0=1 \text { with no carry }
$$

Therefore, $\Sigma=\mathbf{1}$ and $C_{\text {out }}=\mathbf{0}$.
(b) The input bits are $A=1, B=1$, and $C_{\mathrm{in}}=0$.

$$
1+1+0=0 \text { with a carry of } 1
$$

Therefore, $\Sigma=\mathbf{0}$ and $C_{\text {out }}=\mathbf{1}$.
(c) The input bits are $A=1, B=0$, and $C_{\text {in }}=1$.

$$
1+0+1=0 \text { with a carry of } 1
$$

Therefore, $\Sigma=\mathbf{0}$ and $C_{\text {out }}=\mathbf{1}$.

