



(De Morgan's theorem:)

is mainly used in solving various Boolean expressions of algebra. Demorgan's theorem defines uniformity between a gate with the same input and an inverted output. It is used to implement basic gate operation such as NAND gate and NOR gate. Demorgan's theorem is mostly used in digital programming and making digital circuit diagrams. There are two versions of DeMorgan's theory. Described below in detail.

De Morgan's (first theory):

According to DeMorgan's first theorem, a NOR gate is equivalent to a gate and a bubble. Boolean expressions for a bubble AND gate can be expressed by the equation shown below.

For a NOR gate, the equation is

$$Z = \overline{A + B}$$

For the bubble AND gate equation is

$$Z = \overline{A} \cdot \overline{B}$$

Since NOR and bubble gates are interchangeable, that is, both gates have exactly identical outputs for the same set of inputs.


Therefore, the equation can be written as shown below.







This equation (1) or identity shown above is known as De Morgan's theorem. A symbolic representation of the theory is shown in the figure below.



De Morgan's (second theory):

DeMorgan's second theorem states that a NAND gate is equivalent to a bubble OR gate.

The Boolean expression for a NAND gate is given by the equation shown below.

$$Z = \overline{A \cdot B}$$

The logical expression for a bubble OR gate is given by the equation shown below.




 $Z = \overline{A} + \overline{B}$

And since NAND and bubbled OR gates are interchangeable, that is, both gates have identical outputs for the same set of inputs. Therefore, the equations become as shown below.

 $\overline{A \cdot B} = \overline{A} + \overline{B} \dots \dots \dots (2)$

This identity or equation (2) shown above is known as Demorgan's second theorem.

A symbolic representation of the theory is shown in the figure below.




and crowded or gate

The OR bubble gate logic circuit is shown below.

3







The truth table for a bubble OR gate is shown below

- 0 0 1
- 0 1 1
- 1 0 1
- 1 1 0

In this, both inputs are reversed before being applied to the OR gate. The output of the bubble OR gate can be extracted from its logic circuit and can be expressed by the equation shown below:

$$Z = \overline{A} + \overline{B}$$



Here are the results on the logic circuit of a bubble OR gate when all possible combinations of inputs such as(00, 01, 10 or 11)are applied.

For AB: 00

 $Z = \overline{0} + \overline{0} = 1 + 1 = 1$

For AB: 01

$$Z = \overline{0} + \overline{1} = 1 + 0 = 1$$

for AB: 10

$$Z = \overline{1} + \overline{0} = 0 + 1 = 1$$

For AB: 11

 $Z = \overline{1} + \overline{1} = 0 + 0 = 0$

The truth table of the bubble AND gate is exactly the same as the truth table of the NAND gate. Thus, NAND and bubbled OR gate are interchangeable.

5



exo- $F = (\overline{CD} + A) + \overline{CD} + A$ $S_{0} = (\overline{CD} + A) \cdot \overline{CD} \cdot \overline{A}$ $= (\overline{CD} + A) \cdot \overline{CD} \cdot \overline{A}$ ā - A $= (\overline{cD} + A) \cdot \overline{cD} \cdot \overline{A}$ = (C+D+A). E+D.A $= (A + \bar{c} + \bar{D}) \cdot (C + \bar{D}) \cdot \bar{A}$ $= (A + \bar{c} + \bar{D}) \cdot (\bar{A}c + \bar{A}\bar{D}).$ CX: $\overline{A + (B - c)} + \overline{A \cdot B}$ $= A + (B \cdot C) \cdot \overline{A \cdot B}$ = (A + BC). (A.B) = $A.\overline{B} + A.\overline{B}.B.C$ $E_{X;Y} = (A + \overline{B} + \overline{C}) \cdot (\overline{A} + B + \overline{C})$ $Y_{-}\bar{x}^{50/} Y = (\overline{A} + \overline{B} + \overline{C}) + (\overline{A} + \overline{B} + \overline{C})$ $Y_{-}(\overline{A} \cdot \overline{\overline{B}} \cdot \overline{\overline{C}}) + (\overline{\overline{A}} \cdot \overline{\overline{B}} \cdot \overline{\overline{C}})$ $Y_{-}\bar{x}^{50/} Y_{-}(\overline{A} \cdot \overline{\overline{B}} \cdot \overline{\overline{C}}) + (\overline{\overline{A}} \cdot \overline{\overline{B}} \cdot \overline{\overline{C}})$ Y= [A.B.C] + EA.B.C] Ε

6