# Lecturer: Dr. Ameer AI-khaykan 

## Field-Effect Transistors (FETs)

## Basic Definitions:

The FET is a semiconductor device whose operation consists of controlling the flow of current through a semiconductor channel by application of an electric field (voltage).

There are two categories of FETs: the junction field-effect transistor (JFET) and the metal-oxide-semiconductor field-effect transistor (MOSFET). The MOSFET category is further broken-down into: depletion and enhancement types.

## A Comparison between FET and BJT:

4 FET is a unipolar device. It operates as a voltage-controlled device with either electron current in an $\boldsymbol{n}$-channel FET or hole current in a $\boldsymbol{p}$-channel FET.

4 BJT made as npn or as pnp is a current-controlled device in which both electron current and hole current are involved.

4 The FET is smaller than a BJT and is thus for more popular in integrated circuits (ICs).
4 FETs exhibit much higher input impedance than BJTs.
4 FETs are more temperature stable than BJTs.
4 BJTs have large voltage gain than FETs when operated as an amplifier.
4 The BJT has a much higher sensitivity to changes in the applied signal (faster response) than a FET.

## Junction Field-Effect Transistor UFET):

The basic construction of $n$-channel (p-channel) JFET is shown in Fig. 15-1a (b). Note that the major part of the structure is n-type (p-type) material that forms the channel between the embedded layers of p-type (n-type) material. The top of the n-type (p-type)
channel is connected through an ohmic contact to a terminal referred to as the drain "D", while the lower end of the same material is connected through an ohmic contact to a terminal referred to as the source "S". The two p-type materials areconnected together and to the gate " G " terminal.


Fig. 15-1

## Basic Operation of JFET:

4 Bias voltages are shown, in Fig. 15-2, applied to an n-channel JFET devise.
4 $V_{D D}$ provides a drain-to-source voltage, $V_{D S}$, (drain is positive relative to source) and supplies current from drain to source, $I_{D}$, (electrons move from source to drain).
$4 V_{G G}$ sets the reverse-bias voltage between the gate and the source, $V_{G S}$, (gate is biased negative relative to the source).
4 Input impedance at the gate is very high, thus the gate current $I_{G}=0 \mathrm{~A}$.
4 Reverse biasing of the gate-source junction produces a depletion region in the n -channel and thus increases its resistance.
4 The channel width can be controlled by varying the gate voltage, and thereby, $I_{D}$ can also be controlled.

4 The depletion regions are wider toward the drain end of the channel because the reverse-bias voltage between the gate and the drain is grater than that between the gate and the source.


Fig. 15-2

## JFET Characteristics:

4 When $V_{G S}=0 \mathrm{~V}$ and $V_{D S}<\left|V_{P}\right|$ (pinch-off voltage)*: $I_{D}$ rises linearly with $V_{D S}$ (ohmic region, n-channel resistance is constant), as shown in Fig. 15-3.

* When $V_{D S}$ is increased to a level where it appears that the two depletion regions would "touch", a condition referred to as pinch-off will result. The level of $V_{D S}$ that establishes this condition is referred to as the pinch-off voltage and is denoted by $V_{P}$.



Fig. 15-3
4 When $V_{G S}=0 \mathrm{~V}$ and $V_{D S} \geq\left|V_{P}\right|: I_{D}$ remains at its saturation value $I_{D S S}$ beyond $V_{P}$, as shown in Fig. 15-4.



Fig. 15-4

4 When $V_{G S}<0$ and $V_{D S}$ some positive value: The effect of the applied negative-bias $V_{G S}$ is to establish depletion regions similar to those obtained with $V_{G S}=0 \mathrm{~V}$ but at lower levels of $V_{D S}$. Therefore, the result of applying a negative bias to the gate is to reach the saturation level at lower level of $V_{D S}$, as shown in Fig. 15-5.



Fig. 15-5

## Summary:

For n-channel JFET:

1. The maximum current is defined as $I_{D S S}$ and occurs when $V_{G S}=0 \mathrm{~V}$ and $V_{D S} \geq\left|V_{P}\right|$ as shown in Fig. 15-6a.
2. For gate-to-source voltages $V_{G S}$ less than (more negative than) the pinch-off level, the drain current is $0 \mathrm{~A}\left(I_{D}=0 \mathrm{~A}\right)$ as appearing in Fig. 15-6b.
3. For all levels of $V_{G S}$ between 0 V and the pinch-off level, the current $I_{D}$ will range between $I_{D S S}$ and 0 A , respectively, as shown in Fig. 15-6c.


Fig. 15-6

For p-channel JFET a similar list can be developed (see Fig. 15-7).



Fig. 15-7

## Shockley's Equation:

For the BJT the output current $I_{C}$ and input controlling current $I_{B}$ were related by $\beta$, which was considered constant for the analysis to be performed. In equation form:


In the above equation a linear relationship exists between $I_{C}$ and $I_{B}$.
Unfortunately, this linear relationship does not exist between the output ( $I_{D}$ ) and input $\left(V_{G S}\right)$ quantities of a JFET. The relationship between $I_{D}$ and $V_{G S}$ is defined by Shockley's equation:


The squared term of the equation will result in a nonlinear relationship between $I_{D}$ and $V_{G S}$, producing a curve that grows exponentially with decreasing magnitude of $V_{G S}$.

## Transfer Characteristics:

Transfer characteristics are plots of $I_{D}$ versus $V_{G S}$ for a fixed value of $V_{D S}$. The transfer curve can be obtained from the output characteristics as shown in Fig. 15-8, or it can be sketched to a satisfactory level of accuracy (see Fig. 15-9) simply using Shockley's equation with the four plot points defined in Table 15-1.


Fig. 15-8

Table 15-1

| $I_{D}=I_{D S S}\left(1-\frac{V_{G S}}{V_{P}}\right)^{2}$ |  |
| :---: | :---: |
| $V_{G S}(\mathrm{~V})$ | $I_{D}(\mathrm{~mA})$ |
| 0 | $I_{D S S}$ |
| $0.3 V_{P}$ | $I_{D S S} / 2$ |
| $0.5 V_{P}$ | $I_{D S S} / 4$ |
| $V_{P}$ | 0 |



Fig. 15-9

## Important Relationships:

A number of important equations and operating characteristics have introduced in the last few sections that are of particular importance for the analysis to follow for the dc and ac configurations. In an effort to isolate and emphasize their importance, they are repeated below next to a corresponding equation for the BJT. The JFET equations are defined for the configuration of Fig. 15-10a, while the BJT equations relate to Fig. 15-10b.

(a)

(b)

Fig. 15-10

## JFET

$I_{D}=I_{D S S}\left(1-\frac{V_{G S}}{V_{P}}\right)^{2}$
$I_{D}=I_{S}$
$I_{G} \cong 0 \mathrm{~A}$

## $\underline{B J T}$

$\Leftrightarrow \quad I_{C}=\beta I_{B}$
$\Leftrightarrow \quad I_{C} \cong I_{E}$
$\Leftrightarrow \quad V_{B E} \cong 0.7 \mathrm{~V}$

## JFET AC Equivalent Circuit

The control of $I_{d}$ by $V_{g s}$ is include as a current source $g_{m} V_{g s}$ connected from drain to source as shown in Fig. 15-13. The current source has its arrow pointing from drain to source to establish a $180^{\circ}$ phase shift between output and input voltages as will as occurin actual operation. The input impedance is represented by the open circuit at the input terminals and the output impedance by the resistor $r_{d}$ from drain to source.



