



Al-Mustaqbal University College  
Department of Medical Instrumentation Techniques Engineering  
Class:2  
Subject: digital techniques  
Lecturer: alyaa Mohammed jawad  
Lecture: (4)

**Ministry of Higher Education and Scientific  
Research  
Al-Mustaqbal University College  
Department of Medical Instrumentation  
Techniques Engineering**

**Week: 4**

**Digital  
Techniques  
2<sup>st</sup> Stage**

**Lecturer: Alyaa Mohammed jawad**

**2022\_2023**



## 1. Logic Gates

A logic gate is a basic building block of a digital circuit that has two inputs and one output. The relationship between the i/p and the o/p is based on a certain logic. These gates are implemented using electronic switches like transistors, diodes. But, in practice basic logic gates are built using CMOS technology, FETS and MOSFET(Metal Oxide Semiconductor FET)s. Logic gates are used in microprocessors, microcontrollers, embedded system applications and in electronic and electrical project circuits. The basic logic gates are categorized into seven: AND, OR, XOR, NAND, NOR, XNOR and NOT.

### 1.1.AND Gate

The AND gate is an electronic circuit that gives a high output (1) only if all its inputs are high.






### 1.1. OR Gate

The OR gate is an electronic circuit that gives a high output (1) if **one or more** of its inputs are high. A plus (+) is used to show the OR operation.




Truth Table for a Two-Input OR Gate		
Input		Output
A	B	$X = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

Figure below shows timing diagram for OR gate with  $A = (1100)_2$ ,  $B = (1010)_2$




### 1.2. NOT Gate (Inverter)

The inverter is used to complement, or invert, a digital signal. It has a single input and a single output. If a HIGH level (1) comes in, it produces a Low-level (0) output. If a LOW level (0) comes in, it produces a High-level (1) output.




Truth Table for NOT Gate	
Input	Output
A	$X = \bar{A}$
0	1
1	0

Figure below shows timing diagram for NOT gate with  $A = (1100)_2$  ,  $B = (1010)_2$



### 1.1. NAND Gate


This gate can be considered as a NOT-AND gate which is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if any of the inputs are low. The symbol is an AND gate with a small circle on the output. The small circle represents inversion.



Truth table for a Two-Input NAND Gate		
Input		Output
A	B	$X = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0




Figure below shows timing diagram for NAND gate with  $A = (1100)_2, B = (1010)_2$



### 1.1. NOR Gate

This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate. The outputs of all NOR gates are low if any of the inputs are high.


The symbol is an OR gate with a small circle on the output. The small circle represents inversion.



Truth table for a Two-Input NOR Gate		
Input		Output
A	B	$X = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0




Figure below shows timing diagram for NOR gate with  $A = (1100)_2$  ,  $B = (1010)_2$



### 1.1. XOR Gate


The 'Exclusive-OR' gate is a circuit which will give a high output if **either, but not both**, of its two inputs are high. An encircled plus sign ( $\oplus$ ) is used to show the Exclusive -OR operation.



Truth table for a Two-Input XOR Gate		
Input		Output
A	B	$X = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0




Figure below shows timing diagram for XOR gate with  $A = (1100)_2$  ,  $B = (1010)_2$



### 1.1. XNOR Gate

The 'Exclusive-NOR' gate circuit does the opposite to the EOR gate. It will give a low output if **either, but not both**, of its two inputs are high. The symbol is an EXOR gate with a small circle on the output. The small circle represents inversion.



Truth Table for a Two-Input XNOR Gate		
Input		Output
A	B	$X = A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1



Al-Mustaqbal University College  
Department of Medical Instrumentation Techniques Engineering  
Class:2  
Subject: digital techniques  
Lecturer: alyaa Mohammed jawad  
Lecture: (4)

Figure below shows timing diagram for XNOR gate with  $A = (1100)_2$ ,  $B = (1010)_2$

